[ < ] | [ > ] | [ << ] | [ Up ] | [ >> ] | [Top] | [Contents] | [Index] | [ ? ] |
The Renease M32R version of as
has a few machine
dependent options:
-m32rx
as
can assemble code for several different members of the
Renesas M32R family. Normally the default is to assemble code for
the M32R microprocessor. This option may be used to change the default
to the M32RX microprocessor, which adds some more instructions to the
basic M32R instruction set, and some additional parameters to some of
the original instructions.
-m32r
-warn-explicit-parallel-conflicts
as
to produce warning messages when
questionable parallel instructions are encountered. This option is
enabled by default, but gcc
disables it when it invokes
as
directly. Questionable instructions are those whoes
behaviour would be different if they were executed sequentially. For
example the code fragment `mv r1, r2 || mv r3, r1' produces a
different result from `mv r1, r2 \n mv r3, r1' since the former
moves r1 into r3 and then r2 into r1, whereas the later moves r2 into r1
and r3.
-Wp
-no-warn-explicit-parallel-conflicts
as
not to produce warning messages when
questionable parallel instructions are encountered.
-Wnp